{"id":9617,"date":"2018-02-08T00:01:06","date_gmt":"2018-02-08T00:01:06","guid":{"rendered":"https:\/\/blog.zuken.com\/?p=9617"},"modified":"2023-05-12T10:11:21","modified_gmt":"2023-05-12T09:11:21","slug":"emc-rule-checking","status":"publish","type":"post","link":"https:\/\/www.zuken.com\/en\/blog\/emc-rule-checking\/","title":{"rendered":"EMC = DRC\u00b2: The Importance of EMC Rule Checking"},"content":{"rendered":"

When it comes design rule checks for PCB designs<\/a>, there are checks that should be performed that are just as important as spacing rules. Strict adherence to basic PCB design rule checks, such as track to track, track to via, via to via, pad to track etc. – though necessary to avoid short circuits – only scratch the surface when trying to identify potential design flaws. I often see PCB designs that are completed based on this premise and wonder what else could be hiding in the design?<\/p>\n

DRC rules covering the verification of min and max length of routed critical signals like clicks and strobes, as well as skew differences in multi-bit buses are as important as metal spacing rules. If the minimal skew is not achieved, the PCB design will be scrapped just as easily as if shorts resulted in burning holes in the PCB during power up.<\/p>\n

The average designer strives to meet the requirements of 100% error-free design rule checking. Many also make sure the high-speed signals are routed to proper length specification. But is that enough?<\/p>\n

Depending on the PCB design, it may be enough. But what other DRC rules are available to help avoid basic EMC anomalies at the board level? After all, once the PCB design is assembled and powered, it now has a date with the EMC chamber. If the results are not favorable, the engineer is responsible for finding the source of the problems.<\/p>\n

Here are some tips to help eliminate problems that may be originating in the PCB itself:<\/strong><\/p>\n